Abstract-A linear-switch mode hybrid envelope tracking (ET) supply modulator utilizing adaptive biasing and gain enhanced current mirror operational transconductance amplifier (OTA) with class AB output stage in parallel with a switching regulator is presented. In comparison to a conventional OTA design with similar quiescent current consumption, proposed approach improves positive and negative slew rate from 50 to 93.4 V/µs and −87 to −152.5 V/µs, respectively, dc gain from 45 to 67 dB while consuming same amount of quiescent current. The proposed hybrid supply modulator achieves 83% peak efficiency, power-added efficiency (PAE) of 42.3% at 26.2 dBm for a 10-MHz 7.24-dB peak-to-average power ratio (PAPR) long-term evolution (LTE) signal and improves PAE by 8% at 6 dB back off from 26.2-dBm power amplifier (PA) output power with respect to fixed supply. With a 10-MHz 7.24-dB PAPR quadrature-phase shift keying LTE signal the ET PA system achieves adjacent channel leakage ratio (ACLR) of −37.7 dBc and error vector magnitude (EVM) of 4.5% at 26.2-dBm PA output power, while with a 10-MHz 8.15-dB PAPR 64QAM LTE signal the ET PA system achieves ACLR of −35.6 dBc and EVM of 6% at 26-dBm PA output power without digital predistortion. The proposed supply modulator core circuit occupies 1.1-mm 2 die area, and is fabricated in a 0.18-µm CMOS technology.
I. INTRODUCTION

M
ODERN mobile communication systems employ orthogonal frequency-division multiplexing to achieve high date rates within a limited bandwidth. The signals, which are modulated by the highly spectral efficient modulation schemes such as quadrature-phase shift keying (QPSK) and quadrature amplitude modulation (QAM), have characteristics as dynamic envelope and large peak-to-average power ratio (PAPR). To satisfy the stringent linearity and the PAPR requirements demanded by state of the art communication systems, the RF power amplifier (PA) is required to operate in the back-off region, which dramatically reduces the efficiency of the RF PA. Various techniques to improve the efficiency and extending the battery life of a transmitter have been investigated. One of the techniques to enhance efficiency involves controlling the power supply of the RF PA with the modulated signal's envelope power. Two commonly used techniques to achieve this are envelope elimination and restoration (EER) and envelope tracking (ET). EER technique amplifies amplitude and phase signals through two separate paths and a switch mode PA (Class D/E mode) is used to transmit the phase signal. However, ET technique requires a linear PA to amplify both amplitude and phase signals together, while modulating the PA supply level to improve class AB efficiency. Theoretically EER has better efficiency due to its use of high-efficiency switch-mode PA. However, it demands a wider bandwidth supply modulator in comparison to ET, to meet RF linearity requirements. This requirement limits EER technique to narrowband applications. Due to this reason, ET technique is a better choice for wideband long-term evolution (LTE) applications [1] , [6] . Fig. 1 (a) and (b) shows a simplified block diagram of an ET PA system and its waveform, respectively. In an ET PA system, the drain of the PA is connected to the output of a high-efficiency supply modulator which tracks the envelope of the RF signal. The power consumption of the PA is proportional to the power supply voltage, therefore with a high-efficiency ET supply modulator, the PA consumes less power in comparison to a conventional PA. Although the ET supply modulator itself needs to consume some power to operate, the overall efficiency is still improved considerably due to the high current levels at the transmitter output. Linear low-dropout regulators (LDOs) have been employed to implement supply modulator for PAs. They can achieve good linearity and bandwidth, but the efficiency is limited by the voltage drop on the power transistor. In [1] , LDOs are used as a class G supply modulator to smoothing class G response. On the other hand, switching amplifiers provide high efficiency at all power levels, but their bandwidth is too narrow for advanced 4G communication systems [2] , [3] . Recently, reported switching amplifiers utilize multiphase and slew rate enhancement to achieve a medium bandwidth [4] . However, several design issues including equal current sharing among different stages and increased switching losses need to be addressed. In switching amplifiers, the output noise is much higher than that of linear amplifier which results in a relatively poor linearity for the PAs. Hybrid supply modulators, which combine linear and switching amplifier in a master-slave configuration, can achieve wide bandwidth, high linearity and high efficiency simultaneously [5] - [22] . Various methods have been published to enhance the ET PA systems' efficiency and linearity. In [5] , a switching amplifier operating in two phases to reduce current ripple and power loss is proposed. A transistor-resizing technique for the PA to increase its efficiency is described in [11] . In [9] , a two level linear amplifier supply is presented, a low bandwidth dynamic linear amplifier supply is explained in [13] , and a multilevel linear amplifier supply is illustrated in [17] . An envelope shaping function to reduce nonlinear characteristics in the low supply voltage region is introduced in [7] .
In a hybrid ET supply modulator, the linear amplifier should have sufficient low-frequency gain, wide bandwidth and high slew rate as well as large drive capability to effectively track the large PAPR envelope signal, maintain a good linearity, and drive the low equivalent PA resistance. Previously, folded cascode amplifier followed by a class AB buffer was a popular choice for implementing the linear amplifier [6] , [8] , [10] , [11] , [16] , [17] . The use of a rail to rail input cascode amplifier followed by a class AB buffer is also reported in [12] and [22] . Although they achieve high dc gain through cascode devices, their slew rate is limited by the constant input biasing current. In [13] , a source cross-coupled differential amplifier followed by a class AB buffer is introduced. Unlike their cascode counterparts, this topology achieves high slew rate due to its class AB input stage operation. However, the dc gain of this linear amplifier is insufficient to meet the accuracy requirements when driving a low PA equivalent load resistance. Most previously reported ET supply modulators failed to provide sufficient dc gain and slew rate simultaneously.
In this paper, an ET hybrid supply modulator utilizing a linear amplifier, which employs signal level tracking adaptive biasing and gain enhanced current mirror operational transconductance amplifier (OTA), in parallel with a buck switching amplifier is presented. The proposed topology can achieve high low-frequency gain, wide bandwidth, and high slew rate concurrently. Section II describes the proposed ET hybrid supply modulator architecture and envelope shaping approach. Section III presents detailed circuit design for the proposed regulator. Section IV presents experimental results. Conclusions are provided in Section V. Fig. 2 shows the architecture of the proposed ET hybrid supply modulator. The adaptive biasing linear amplifier works as a voltage controlled voltage source, ensuring V out closely tracks the input envelope. The switching amplifier, which is controlled by the output current of the linear amplifier, works as a current-controlled current source, providing the dc and low frequency current to the PA with high efficiency. The off chip inductor, the equivalent capacitance, and resistance of the PA form a second order low pass filter, filtering out the switching ripple. The switching amplifier current still contains considerable amount of current ripple. The linear amplifier not only provides high-frequency current to the PA but also cancels the current ripple and its harmonics from the switching amplifier. Fig. 3 
II. PROPOSED ET HYBRID SUPPLY MODULATOR
A. ET Hybrid Supply Modulator Architecture
where A(s) is the transfer function from i linear (s) current to the input average voltage of the inductor, R load is the PA drain equivalent resistance, C load is the PA drain equivalent capacitance, and L is the off chip inductance. H (s) is given by
From (2), it can be shown that H (s) has a low pass response. Since i out (s) = i linear (s) + i sw (s), the closed loop transfer function of i linear (s) and i sw (s) to i out (s) can be represented as
As shown in (3) and (4), the switching amplifier current has a low pass characteristic while the linear amplifier current has a high pass characteristic. An ideal linear amplifier with infinite GBW can cancel the entire current ripple from the switching amplifier current and generate a ripple free current at the output of the hybrid supply. However, the linear amplifier has finite GBW and it can only cancel current ripple within its finite GBW while still leaving some residual ripple in the output current which limits the linearity of the hybrid supply modulator.
The transition frequency, F T , which is defined as the frequency where the switching amplifier current and the linear amplifier current split, should be optimized based on the efficiency and the linearity. If F T is too small, the low efficiency linear amplifier would supply more of the highfrequency current to the PA load, which will degrade the overall efficiency of the supply modulator. If F T is too large, the switching amplifier would generate higher frequency current ripple. Since the linear amplifier still has the same GBW, the residual current ripple at the output of the supply modulator would increase, which would result in the hybrid supply modulator linearity problem [22] . The transition frequency, F T , is directly proportional to the switching amplifier switching frequency F sw . F sw is shown [7] 
where
and N are the supply voltage, the output voltage of the supply modulator, the hysteresis voltage of comparator, the current sensing resistance, the inductance, and the current sensing gain, respectively. By selecting different design parameters V H , R sense , L, and N, the switching frequency can be optimized between efficiency and linearity, such that indirectly optimizes transition frequency F T . In this work, the optimized transition frequency F T is found to be around 600 kHz for 10-MHz LTE signal as shown in Fig. 3 .
B. Envelope Shaping
Envelope shaping or envelope shifting plays an important role in improving the ET PA system's linearity. In the low power region, the ET supply modulator provides a low level modulated voltage to the PA drain. If the modulated supply voltage is smaller than the knee voltage (turn-on voltage of the power transistor in the PA), large AM-AM and AM-PM distortion will be generated due to the compression in transistors. To solve this problem, a dc shift is commonly applied to the envelope signal [7] , [10] , [15] . Another advanced envelope shaping technique, termed sweet spot tracking, shifts the dc level, but also tracks the minimum third-order intermodulation distortion (IMD3) at various power levels [8] . In the proposed approach, the envelope shaping function shown in (6) is adopted. Where V Env ,V dc , k, andV PA_drain , are the input envelope voltage, the PA drain dc shift voltage, the envelope scaling factor to avoid clipping, and the modified PA drain supply voltage, respectively,
This approach achieves better linearity and increases the efficiency concurrently. The envelope shaping function is depicted in Fig. 4 . A dc offset of 1.1 V is applied and the envelope signal is scaled between 1.1 and 3.4 V. 
III. CIRCUIT DESIGN
To overcome the slew rate limitation in the constant input biasing linear amplifier, an adaptive biasing scheme with class AB input stage operation is implemented by the flipped voltage follower (FVF).
A. FVF and Adaptive Biasing
Fig. 5(a) presents a basic FVF structure. Comparing to the PMOS version conventional voltage follower, it moves the current biasing from the top to the bottom of the transistor M1 and adds a shunt feedback around it. This FVF can source more current to load but sinking capability is limited by the biasing current I B . The open loop small signal analysis has been elaborated in [23] . The open loop gain can be obtained by break the loop at node Y and the value is given by (7) . r olY , shown in (8) , is the open loop small signal impedance at node Y. Two poles in the loop are located at node X and Y, respectively. As shown in (9) , r olX is a low impedance node compared to node Y. Since the dominant pole is located at node Y, ω Y < UGF < ω X , in some cases compensation is required at node Y to ensure FVF loop stability [23] Av ol = −gm 2 r olY (7) r olY = r B gm 1 r o1 r o2 ≈ r B (8) FVF is suitable for low voltage operation, since the minimum operating supply voltage for this amplifier is VDD min = V sg + V dsat , and in advanced technology nodes, VDD min can be lower than 1 V. However, if supply voltage is close to 3.3 V similar to our design, the common mode range of V i would be limited by V sg2 . To overcome this limitation, the size of transistor M 2 should be small. Fig. 5(b) shows a high supply voltage version FVF. By adding a voltage follower M 3 , V i can achieve even larger common mode range from VDD − 3V sg + V dsat to VDD − V sg − V dsat . Node Z is an additional pole added to the loop that should be pushed out for stability.
Based on the previous discussion about the FVF cell, an adaptive biasing differential pair can be integrated [23] - [25] . A possible high-voltage design of an adaptive biasing differential pair is illustrated in Fig. 6 . Two high-voltage version FVF outputs are cross connected to the sources of transistor M 1 and M 2 . The sizes of transistors M 1 , M 2 , M b1A , and M b2A are kept to be the same. When the inputs of the differential pair V in+ and V in− are at the common mode voltage V cm , the quiescent current through M 1 and M 2 are equal to I B . When V in+ increases while V in− keeps constant, the source of M b1A and M 2 will increase too, and the V sg of M 2 . The current through M 2 which sourced from M b1B keeps increasing until M b1B enters the linear region. The maximum source current of M 2 can be much larger than 2I B . Meanwhile, the current of M 1 reduces. The currents I 1 and I 2 can be mathematically calculated by (10) and (11), and the differential current I d = I 2 − I 1 is expressed in (12) [24]
As shown in (12) the current difference depends on the input voltage difference. If the input voltage difference is large, the current difference can be much larger than 2I B . The chosen adaptive biasing differential pair therefore shows a class AB characteristic.
Another benefit of the adaptive biasing is the doubled input pair transconductance. Since V in+ and V in− are connected to the gate of M b1A and M b2A (source follower), the small signal inputs will appear at both the gates and the sources of M 1 and M 2 with an inverting phase. The equivalent small signal voltage swings of M 1 and M 2 are doubled, so their effective transconductance will be doubled accordingly. This benefit means the constant biasing currents in M b1A and M b2A are being effectively utilized to amplify small signals, rather than dissipated. With this adaptive biasing, the differential pair wideband operation can be achieved.
B. Linear Amplifier Design
A conventional current mirror OTA with a class AB output stage is employed as the linear amplifier in the ET supply modulator design in [20] . The equivalent transconductance of this amplifier is Gm OTA = gm in K 2 /K 1 , where K 1 , K 2 are the transistor size ratios relative to the unit size [27] . The first stage OTA dc gain is given by (13) , where gm in is the transconductance of the input pair, I B is the biasing current in each input transistor, and λ is the channel length modulation coefficient. The nominal value of OTA's dc gain, Av OTA , is approximately from 30 to 40 dB. In the ET applications, the supply modulator provides large biasing current to the PA. The equivalent loading seen from the PA drain is a low impedance. The proposed design can drive an equivalent of 6 effective PA load. Due to this low output impedance, the class AB stage only provides a small dc gain, in the range of few dBs as shown in (14) . The overall dc gain of this linear amplifier (15) is below 45 dB. To efficiently cancel the current ripple from the switching amplifier and reduce the dc error, the linear amplifier's dc gain needs to be further enhanced
Fig. 7 presents a linear amplifier with an adaptive biasing current mirror OTA followed by a class AB output stage. It not only increases dc gain by 6 to 51 dB but also improves the slew rate by utilizing FVF adaptive biasing. Fig. 8 shows the transistor level schematic of the proposed linear amplifier of the hybrid supply modulator. [26] . If V in+ increases, the currents in M 1A and M 1B will decrease and the currents in M 2A and M 2B will increase. Due to the VCCS formed by M 3 and M 10 , the current in M 10 will reduce as well. The current change in M 6 can be calculated as I 6 = I 2 A − I 10 . This indicates that by adding these VCCSs, the transconductance of the proposed OTA is enhanced. The transconductance, output impedance, and dc gain of the proposed OTA are derived in (16)-(18).
A small signal ac block diagram of the proposed linear amplifier is shown in Fig. 9 . R load and C load are the PA drain equivalent resistance and capacitance. They are 6 and 150 pF, respectively in the design
Comparing (13) and (18), if gm in , λ and I B are kept the same, it would show that the proposed OTA can boost dc gain by a factor of 2(2K 2 + K 3 )/K 3 . By choosing correct ratios, the proposed linear amplifier can achieve 61 dB loop dc gain in the gain of 2 V/V configuration, which is considered to be sufficient for accurate tracking. Comparing to the lower dc gain linear amplifier design, the higher dc gain design achieves wider unity gain frequency (UGF) under same current consumption condition. In other words, our proposed linear amplifier achieves wide bandwidth with less quiescent current and improves the efficiency of ET supply modulator.
An undesired effect of gain boosting is that the gates of M 3 and M 4 have some extra loading which pushes the highfrequency pole to lower frequency and degrades the phase margin. Due to this reason, K 2 ≤ 3K 1 should be chosen in order to trade-off between the achievable dc gain and the phase margin. Control signals, EN and ENB, are used to change the ratio of K 2 and K 3 to accommodate large PA loading variation. When EN is high and ENB is low, K 2 = K 2 A + K 2B and K 3 = K 3 ; When EN is low and ENB is high, K 2 = K 2 A and K 3 = K 2B + K 3 . According to (18) , the latter scenario reduces OTA's dc gain to ensure stability in case of a large PA equivalent resistance seen by the hybrid ET supply modulator.
With adaptive biasing and gain enhancement utilized, the proposed linear amplifier achieves 93.4-V/μs positive, −152.5-V/μs negative slew rates and 43-MHz bandwidth at a closed loop gain of 2 V/V with 60°phase margin, consuming 14-mA quiescent current.
C. Slew Rate Comparison
Large-signal slew rate limiting can cause distortion and limited bandwidth in ET regulators. Compared to constant input biasing counterparts, one of the benefits of adaptive biasing is that it can achieve higher slew rate without increasing the input stage biasing quiescent current. Fig. 10 illustrates a general constant input biasing current amplifier with a class AB output stage. The first stage can be implemented by a folded cascode amplifier, rail to rail input cascode amplifier, or conventional current mirror OTA. The input biasing current is 2I B . Since the class AB output stage needs to source and sink 500-mA peak current in our design, the sizes of M P and M N are 13.5 mm/700 nm and 4.5 mm/700 nm, respectively. The capacitance at the gate of class AB stage is in tens of pF range. C gate represents lumped capacitance at the gate of the class AB stage, this includes the gate capacitance of M P or M N plus any compensation capacitance used at this node.
In the proposed adaptive biasing current linear amplifier scenario, the slew rate is defined as
where S R ad , I B_ad , and C gate are the slew rate of the proposed adaptive biasing linear amplifier, the maximum current sourced from the adaptive biasing stage and the lumped capacitance at the class AB gate, respectively. Parameters K 1 , K 2 , K 3 , and K 4 are ratios discussed in Fig. 8 . In the constant input biasing scenario, like the linear amplifier used in [20] , the maximum slew rate is calculated as
where S R con and I B are the slew rate of constant input biasing current linear amplifier in [20] and the biasing current in each input transistor. K 1 and K 2 are the ratios discussed in Fig. 7 . Note that I B_ad 2I B , so that we have S R ad S R con . The adaptive biasing current scenario achieves 93.4-V/μs positive, −152.5-V/μs negative slew rates while the constant input biasing scenario only obtains 50-V/μs positive, −87-V/μs negative slew rates with same current consumption. After utilizing the adaptive biasing technique, the positive and negative slew rates are improved by 86.8% and 75.3%, respectively which making the proposed linear amplifier a perfect choice for the large PAPR ET applications.
D. Lossless Current Sensing Scheme
The class AB output buffer can be scaled down for current sensing as shown in Fig. 11 . A sensing resistor R sense is inserted between the current sensing branch's output and V out . A scaled down linear amplifier's output current generates the sensing voltage V sense across R sense which is used as the input of hysteretic comparator. Since V sense is small, the difference between I sense and I linear /N is negligible. This current sensing scheme reduces the power loss on sensing resistor and improves the modulator efficiency while still providing accurate current sensing. Fig. 12 depicts the simulated current sensing error which is defined
where δ, I linear , I sense , and N, are current sensing error, linear amplifier output current, current flows in sensing resistor and the class AB scale down ratio, respectively. The maximum sensing error is 1% which means that the control signal for the switching amplifier in our design has less than 1% error. This small error does not affect the operation of the hybrid supply modulator.
E. Design of Comparator and Nonoverlapped Driver
Fig . 13 shows the hysteretic comparator schematic. M 4 and M 5 form positive feedback for input signals. α is the transistor size ratio defined in (22) . The schematic of Fig. 13 can be a high gain amplifier, a latch or a hysteretic comparator, when α < 1, α = 1, and α > 1, respectively. To obtain a hysteretic comparator, α > 1 is required. The hysteretic window at dc is defined by [28] 
Note that V H calculated in (23) high-frequency signals, V H will increase due to the unsettled inner node voltage. Actual hysteretic window is a function of frequency, as V H ( f ). This effect must be considered when calculating the switching amplifier's average switching frequency.
The comparator layout matching should be considered when choosing α. If α is some random number, it is difficult to do the matching in the layout. Numbers such as 1.25, 1.5, and 2 are relatively easier to implement. Numbers such as 1.3 or 1.7 will be a bad choice due to matching concerns. In our design, α = 1.5 is chosen and the corresponding V H is 14 mV. Fig. 14 illustrates an antishoot through driver schematic [29] . The driver stage creates deadtime to prevent the power NMOS and the power PMOS turning on simultaneously. Therefore, there are no power loses from large shoot through current which improves the efficiency of hybrid supply modulator.
F. Design of Switching Amplifier
As discussed in Section II, the switching frequency is chosen to trade-off between the efficiency and linearity of ET supply modulator. In simulation, L from 6.8 to 10 μH yields optimized results. Fig. 15 presents the statistical probability distribution of switching frequency when L = 10 μH. More than 95% of the switching frequency is located between 1 and 8 MHz. In order to suppress the current ripple from switching amplifier, linear amplifier GBW should be at least 5× of the switching frequency. The proposed linear amplifier GBW is 43 MHz, which can effectively cancel the third and fifth order harmonics of majority switching frequency and improve the ET supply modulator linearity.
IV. MEASUREMENT RESULTS
The proposed ET supply modulator is implemented in a 0.18-μm CMOS process with thick gate oxide devices, which can stand up to 3.6 V. A micrograph of the test chip is shown in Fig. 16 . The core area of the converter is 1.1 mm 2 (1.05 mm × 1.05 mm). All ET supply modulator circuits are on the chip except the inductor in the switching amplifier. A commercial two stage HBT RF PA (Band 1, 1.95 GHz) is used to characterize the ET supply modulator. Test bench setup is shown in Fig. 17 . LTE baseband IQ signal is generated in Keysight Signal Studio software 7624B and then sent to the RF vector signal generator and the envelope signal generator, respectively. Envelope shaping is applied in signal studio software too. The RF path and the envelope path are synchronized and aligned to get rid of any linearity distortion due to the path delay difference.
The standalone ET supply modulator efficiency is characterized with an equivalent loading of 6-resistance and 150-pF capacitance. A 10-MHz LTE QPSK signal with 7.24-dB maximum PAPR is employed as the envelope signal. Fig. 18 shows the measured transient response of the modulator's input and output. Output tracks input envelope with less than few millivolts error, when taking 6-dB gain into consideration. The efficiency of ET supply modulator is also measured and shown in Fig. 19 . It achieves 83% maximum efficiency and over 70% efficiency when the output power larger than 0.3 W. To evaluate the ET PA system, a 3.6-V supply voltage is used with a corresponding maximum modulator output voltage of 3.4 V. The comparison between the measured power added efficiency (PAE) with fixed supply and the ET PA system is depicted in Fig. 20 . The measured PAE for ET PA system is 42.3% at 26.2-dBm PA output power. At 6-dB back-off, 20-dBm PA output power, PAE is more than 24%, which is improved by 8% compared to the fixed supply PA.
The linearity measurements of ET PA system are presented with both a 7.24-dB PAPR 10-MHz QPSK LTE signal and an 8.15-dB PAPR 10-MHz 64QAM LTE signal [30] . Figs. 21 and 22 depict the adjacent channel leakage ratio (ACLR) and the error vector magnitude (EVM) measurements. At 26.2-dBm PA output power, −37.7-dBc ACLR and 4.5% EVM are achieved with QPSK modulated signal, while at 26-dBm PA output power, −35.6-dBc ACLR and 6% EVM are achieved with 64QAM modulated signal. All measurements are taken without any digital pre-distortion (DPD). The power spectral densities are shown in Fig. 23 with LTE mask. Without DPD, the ET PA system still meets the LTE mask. The out of band power spectral densities are shown in Fig. 24 . The experimental results depict that the proposed adaptive biasing linear amplifier can effectively cancel the third and fifth order harmonics of the majority switching frequency and improve ET PA system linearity, with low receiver band noise up to 90-MHz offset. Table I summarizes the comparison of this work and previously reported results.
V. CONCLUSION
A high efficiency, high linearity and wideband ET hybrid supply modulator utilizing adaptive biasing and gain enhancement for the linear amplifier is presented. The test chip is fabricated in a 0.18-μm CMOS process with thick gate oxide devices. The proposed ET supply modulator design efficiently achieves sufficient dc gain, wide bandwidth, and high slew rate simultaneously, which the prior works did not address. The 61-dB loop dc gain, 83% peak efficiency, and 93.4-V/μs positive, −152.5-V/μs negative slew rates, which are improved by 86.8% and 75.3%, respectively, make the proposed ET modulator design an excellent candidate to track the complicated large PAPR envelope signals and improve LTE ET PA system's overall efficiency.
